Silicon-based quantum bits with electron spins in quantum dots or nuclear spins on dopants are serious contenders in the race for quantum computation. Added to process integration maturity, the lack of nuclear spins in the most abundant 28 silicon isotope host crystal for qubits is a major asset for this silicon quantum technology. We have grown 28 silicon epitaxial layers (epilayers) with an isotopic purity greater than 99.992 % on 300mm natural abundance silicon crystals. The quality of the mono-crystalline isotopically purified epilayer conforms to the same drastic quality requirements as the natural epilayers used in our pre-industrial CMOS facility. The isotopically purified substrates are now ready for the fabrication of silicon qubits using a state-of-the-art 300 mm Si CMOS-foundries equipment and processes
I. INTRODUCTION
Spin quantum bits in isotopically purified 28 Si present remarquably longer (by two to four orders of magnitude) inhomogeneous dephasing time as compared to their natural Si counterparts (T * 2 =120µs for quantum bits based on MOS quantum dots 1 , 140µs/270µs for quantum bits based on donors 2 , 20µs for quantum bits based on 28 SiSiGe heterostructures 3 , for 99.92% 28 Si crystals). Twoquantum bit-gates fabricated with isotopically purified 99.92% 28 Si exhibit also high fidelities 3, 4 , much better than those based on natural Si 5, 6 . Recently qubits based on isotopically purified MOS structures based on 300 mm wafers covered with a 100 nm thick layer 28 Si purified at 99.92% have been reported 7 . Long spin relaxation time T 1 ( 145ms) has been measured.
It is still unclear what are the mechanisms for limiting the dephasing time T 2 for silicon spin qubit (residual 29 Si nuclear spins, electrical noise mediated by spin-orbit or spin-valley coupling, etc.) and if a higher level of isotopic purification is needed. In bulk 28 Si ( 29 Si=0.005 % ), very long T 2 for electron spins on phosphorus donors at a concentration of 1. 2 10 14 cm −3 has been measured by electron spin resonance techniques: T 2 =600 ms, extrapolated to 10s by using a magnetic field gradient impeding flip-flop relaxation with residual nuclear 29 Si spins 8 . The fundamental limit is T 2 T 1 =2000s at low temperature, indicating that progress can still be made if one reduces the 29 Si content beyond 0.08% in the silicon crystal used to date for spin quantum bits 8 . The general objective of the presented study is to obtain 28 Si crystalline layers with enrichment ≥99,992 % and a very low level of other contaminants to fulfill the strict requirements of pre-industrial CMOS foundries. A first CMOS qubit fabricated in a pre-industrial foundry has been recently published by some of us 9 . For instance the content of P and B dopants should be 10 12 cm
or less, C and O contents 10 15 cm −3 or less. The high morphological quality 28 Si epilayers should be grown on 300 mm natural abundance Si substrates or silicon-oninsulator (SOI) substrates. The supply chain should also provide enough isotopically purified materials to grow dozens of 300 mm diameter epilayers.
Previous achievements of 28 Si enrichment are listed below for comparison. The first sample of bulk 28 Si (5 g) with 99.98 ± 0,02 % enrichment and a 4 × 10 16 cm −3 phosphorous doping was produced by authors of ref.
10
for a study of spontaneous emission of radiation from an electron spin system. The spin-lattice time T 1 and dephasing time T 2 equal to 0.52 ms at T=1. 24 . In our experiments we have used silane produced from 28 SiF 4 according to 13 . The details of its synthesis and characterization are in short described below.
II. EXPERIMENTAL METHODS
A. Fabrication of the 28 SiH4 precursor
Gas centrifugation is the only effective method of isotope separation with a high enrichment level. Other methods, such as magnetic mass separation, ion exchange and laser technology, are more expensive. These methods do not allow a high isotopic enrichment to be reached. There are some limitations for gases to be used in gas centrifuges. One of the most important limitations is the molecular mass of the gas. Silane is too light for this purpose. This is why silicon tetrafluoride SiF 4 is used as a process gas for the centrifugal separation. Two other reasons are as follows: only one isotope exists for fluorine and this substance has sufficiently high vapour pressure at room temperature. Synthesis and enrichment of SiF 4 took place in Russia at SC "PA Electrochemical Plant" (ECP), Zelenogorsk, Krasnoyarsk region. The natural abundance silicon ( 28 Si 92.23 %) of electronic grade quality was manufactured and supplied by Wacker Polysilicon Europe, Wacker Chemie AG, Germany. SC PA ECP produced high-purity fluorine (F 2 ) by itself. A special installation with a reactor was constructed and used for the synthesis of the initial SiF 4 and for silicon isotope separation in centrifugal cascades. Other details of enrichment procedure and purification of SiF 4 are given in 17 . Then 28 SiF 4 was converted into silane, 28 SiH 4 . First, the synthesis of silane was carried out by the reaction of high-purity silicon tetrafluoride with calcium hydride:
A mixture of isotopically enriched silicon tetrafluoride with hydrogen of special grade B purity was passed through a layer of mechanically dispersed calcium hydride. The reactor was made of high-purity Si-free stainless steel to prevent the diffusion of boron compounds and natural Si into the highly enriched gas. The content of hydrocarbon impurities in silane after synthesis was at the level of 10 −5 mol/mol. The concentration, around 10 −3 mol/mol, of polysilanes and disiloxanesis was the largest component according to gaschromatographic-mass-spectrometric (GC-MS). Calcium hydride seems to be the main source of impurities, in particular carbon. The produced 28 SiH 4 was freed from impurities by cryofiltration and periodic low-temperature rectification.
B. Growth of the 28 Si epilayer A 300mm Epsilon 3200 single wafer tool from ASM America was used for the epitaxial growth of natural and isotopically pure Si layers. Software and hardware modifications were implemented on the tool to be able to (i) switch from natural to isotopically pure SiH 4 and (ii) deliver precise amounts of silane (whatever its nature) in the epitaxy chamber thanks to a Mass-Flow Controller (MFC). Given the cost of 28 SiH 4 , a dedicated gas box was installed in the basement of our cleanroom as close as possible to the tool to minimize the length of the gas line ( 10 m against 70 m). As we will be targeting in the coming years the deposition of layers several nm to several tens of nm thick on bulk Si or Silicon-On-Insulator substrates, we have decided to investigate the properties of layers grown at 650
• C, 20 Torr with a F( 28 SiH 4 )/F(H 2 ) mass-flow ratio of 0.012. The Si growth rate is then typically around 10 nm min.
−125 , which should be handy for thin layers and the temperature low enough to enable epitaxy on thinned-down SOI substrates, with a starting Si layer thickness as low as 3 nm 26 .
III. RESULTS
A. Characterization of the 28 SiH4 precursor.
The isotope concentrations in silane in the transport vessel were measured by laser source mass spectroscopy (LIMS) and are as follows:
28 SiH 4 = 99.99748 (± 0.00026) at.%, 29 SiH 4 = 0.00250 (± 0.00026) at.% , 30 SiH 4 = 0.00002 (± 0.00001) at.%.
Chemical analysis of unintentional species was performed by gas chromatography and chromato-massspectroscopy from the transport vessel. High-purity 28 SiH 4 was prepared with an overall hydrocarbon content less than 2 × 10 −7 mol/mol, less than 4 × 10 −8 mol/mol of disiloxane and around 10 −7 mol/mol of higher order silanes (see table I ).
B. Isotopical, Chemical, morphological and physical characterization of the 28 Si epilayer.
We have first profiled with secondary ion mass spectrometry (SIMS) the various Si isotopes in a 60 nm thick Si layer grown at 650
• C, 20 natural abundance Si(001) wafer (after a 1100 • C, 2 min. H 2 bake in order to get rid of native oxide).
SIMS measurements of silicon isotope concentrations in Grenoble and Nizhny Novgorod (IPM RAS) were close to each other (see figure 1) .
The 28 Si isotopic concentration in the epilayer from SIMS, 99.99337 (± 0.00026) at.% was slightly lower than the LIMS in the 28 SiH 4 bottle, i.e. 99.99748 (± 0.00026) at.%. This was associated with a two fold increase of the harmful 29 Si isotopic concentration from 0.00250 (± 0.00026) at.% up to 0.00524 (± 0.0009) at.% (from LIMS to SIMS).
Metrology techniques were not the same, however, which might partly explain those differences. The epitaxy chamber quartz wall, the SiC-covered susceptor plate (on which wafers lay during growth) and other inner components are cleaned between depositions thanks to high temperature, high pressure etches with gaseous HCl. A memory effect stemming from the epitaxy beforehand of a large number of natural abundance Si layers cannot be fully excluded, however. Finally, although the fraction of the gas panel common to natural and purified silane was purged between switches, some unwanted molecules might have been still present in the MFC and in the injection line during the deposition of that 28 Si layer. The increase of the 29 Si and 30 Si isotopic concentrations in the 10 nm close to the substrate is likely due to the diffusion of natural silicon from the latter towards the epilayer.
In order to gain access to the Si growth rate with those process conditions and assess the structural quality of Si layers grown with 28 SiH 4 , we have proceeded as follows. We have started from natural abundance Si(001) substrates and grown at 650
• C, 20 Torr (SiGe 30% 19 nm / Si cap 30 nm) stacks. As before, a 1100
• C, 2 min. H 2 bake was used beforehand to get rid of native oxide. A SiH 2 Cl 4 + GeH 4 chemistry was used for the growth of the SiGe 30% marker layers, while natural abundance or purified silane was used for the growth of the Si caps.
We have first used X-Ray Reflectivity (XRR) to (i) gain access to the individual layer thickness of those stacks (and thus determine the Si growth rate) and (ii) qualitatively see if the Si caps were smooth. XRR profiles are provided in Figure 2 . The presence of well-defined thickness fringes up to high incidence angles is a clear sign that the surface of the Si cap was smooth and the interfaces (between SiGe 30% and Si) abrupt irrespectively of the silane source used. The presence of two sets of thickness fringes is due to constructive and destructive interferences of the X-rays reflected at the Si cap / SiGe 30% and the SiGe 30% / Si substrate interfaces as omega, the angle of incidence, changes. Their angular period is inversely proportional to (i) the Si cap thickness and (ii) the SiGe 30% / Si cap thickness. We extracted from the Si cap thickness the following Si growth rate: 10.1 nm min. −1 . The perfect superposition of the XRR profiles is a clear sign that growth proceeds exactly the same way with both sources of silane.
We have completed the characterization of those stacks with tapping-mode Atomic Force Microscopy (AFM) and surface haze measurements (in Bruckers FastScan and KLA Tencor SP2 metrology tools, respectively). Figure 3 , left panel shows various scan size (1 µm x 1 µm, 5 µm x 5 µm and 20 µm x 20 µm) AFM images of the surface of Si caps grown using either natural silane (left column) or purified silane (right column). Smooth, featureless surfaces were obtained whatever the scan size and the source of silane, with a Root Mean Square (RMS) roughness and a Z range (Zmax.-Zmin.) equal on average to 0.153 nm and 1.47 nm for natural silane and 0.151 nm and 1.34 nm for purified silane. Figure 3 , top right shows Dark Wide (DW) and Dark Narrow (DN) haze maps associated with diffuse light scattering (by surface roughness) by our 300mm wafers in a SP2 tool 27 . The DW and DN haze values are very low and once again strikingly similar (DW haze = 0.325 parts per million (ppm) and DN haze = 0.0810 ppm for natural silane, to be compared with 0.329 ppm and 0.0817 ppm for purified silane). We thus confirm at the wafer scale the conclusions reached with XRR and AFM, i.e. that the Si cap surfaces are smooth at the atomic scale and featureless whatever the source of silicon. Finally, we have also had a look, in our SP2 tool, at the particules (which might be large size epitaxy defects coming from imperfect gas sources) detected after the epitaxy of those stacks. Maps at the wafer scale are provided in Figure 3 , bottom right. The number of counts and defects are quite similar whatever the source of silane, which is very reassuring.
We have otherwise assessed whether or not we were faced with metallic impurities after the growth of numerous 28 Si layers on various types of substrates. It might indeed have happened that, because of the numerous very specific process steps used to obtain 28 SiH 4 , the gas was contaminated. To that end, we have loaded, after the growth of numerous 28 SiH 4 layers, bulk Si wafers inside the epitaxy chamber, left them in it for several minutes at 900
• C, 760 Torr and unloaded them. We have then used Total X-Ray Fluorescence (TXRF) spectroscopy to detect a metallic contamination on the front side and the back side of those wafers. We were in every case below the TXRF detection threshold (typically around 10 10 atoms/cm 2 ) for the various metals tracked, i.e. Al, Ca, Co, Cr, Cu, Fe, K, Mg, Mn, Na, Ni and Ti. The number of added particules on the front side (120 nm detection threshold in the SP2 tool) after this loading/unloading was barely 3.
From all those experiments, we can safely state that the purified silane source we used yields the same epitaxial quality layers than microelectronics-grade silane, without any deleterious metallic and/or particular contamination afterwards. The isotopic purity in epilayers is very high, which should definitely be an advantage in quantum electronics. In the next section, we will quantify, in specially tailored stacks, the impact of thermal budget on the self-diffusion of Si.
IV. SI SELF-DIFFUSION IN NATURAL SI / 28 SI HETEROSTRUCTURES
In order to confirm that Si self-diffusion was the same in our CVD-grown layers and in the literature, we have deposited at 650
• C, 20 Torr on 300mm Si(001) wafers the following stacks (from bottom to top) 10 nm of 28 Si / 10 nm of natural Si / 10 nm of 28 Si. It is not practical to switch from natural silane to purified silane in the same growth run. Using dichlorosilane (SiH 2 Cl 2 ) is otherwise not an option as the Si growth rate at 650
• C is prohibitively low. We have thus taken advantage of the fact that we also have natural disilane (i.e. Si 2 H 6 ) connected to our tool to grow the natural Si layer, which is sandwiched between the two 28 Si layers. The natural disilane mass-flow used, the lowest one that could reproducibly be delivered in our tool, was 11 times less than that of purified silane. The 650
• C, 20 Torr growth rate from disilane was nevertheless twice higher (i.e. 20 instead of 10 nm min.
−1 ).The SIMS depth profile of the 28 Si, 29 Si and 30 Si isotopes in the as-grown stack can be found in Figure 4 . Several things are obvious:
(i) The 29 Si and 30 Si concentrations are, as expected, the same in the 10 nm thick natural Si layer than in the Si substrate;
(ii) Most likely because of intermixing in the SIMS crater during profiling, the 29 Si and 30 Si concentrations are nearly one decade lower in the 28 Si cap than in the bottom 28 Si layer. The latter layer was indeed profiled after the natural Si spacer.
(iii) The chemical width of the interface is several nm only, i.e. the same kind of width found during the Atom Probe Tomography of Si/SiGeC superlattices grown also at 650
• C 28 . We indeed have steady 29 Si and 30 Si concentrations in the majority of the top 28 Si layer and the natural Si layer just below. This is important for device processing, as it means that a natural SOI substrate could behave almost as a 28 SOI substrate provided that a 28 Si epilayer 10 nm thick or more is deposited on top.
Having seen that, we have submitted the same stacks to 2 min. H 2 anneals at various temperatures (925
• C, 1050
• C and 1175
• C) in the epitaxy chamber to emulate the thermal budget stacks made of natural Si and 28 Si would be submitted to during device fabrication. The ramping-up and ramping-down rate (from 550
• C up to the annealing temperature), 2.5
• C/s, was low enough to 28 Si isotopic concentration in the middle of the two 28 Si layers and in the natural Si spacer inbetween for the as-grown sample or the stacks annealed for 2 min. under H2 at 925
suppress the fluctuations because of intermixing. The only differences with bulk Si are then, as expected, the isotopic concentrations which are different from the natural ones in the first 50 nm or so of Si (the 28 Si isotope is more abundant and the 29 Si and 30 Si isotopes less abundant, then, which is logical given that 20 nm of 28 Si was deposited).
We have extracted what could be called "steady state" 28 Si isotopic concentrations in the middle of each 10 nm thick layer (i.e. at 5 nm, 15 nm and 25 nm SIMS depths) for the various samples investigated. Data are plotted in Figure 6 . While 28 Si concentrations are barely lower in the two 28 Si layers after a 2 min. H 2 anneal at 925
• C than in the as-grown layers, it is obvious that concentrations go back to the natural abundance for higher thermal budgets.
A 1D finite difference time domain (FDTD) model for the calculation of Si self-diffusion was used to simulate the SIMS profiles shown in figure 5 . We assume infinitely sharp interfaces between the 30 ) depth resolution function is then convoluted to the simulation output to reproduce the finite depth resolution of SIMS data. The MRI parameters are set with a single fitting procedure to the whole data set (see figure caption figure 7). As can be seen on figure 7, the measured 29 Si SIMS profiles are in good/excellent agreement with our simulations based on previously reported Si self-diffusion coefficients. 
V. CONCLUSION
We reported the growth of high structural quality 28 Si crystalline layers with enrichment ≥ 99,992 % and with a very low level of other contaminants. The isotopically purified epilayers are grown on 300mm substrates which are the standard wafers for CMOS foundries. The epilayers have been characterized in depth by several complementary techniques in different places. The level of 28 Si enrichment is larger than in previous reports in the context of silicon qubits and constitutes a record for silicon films of large area. A study of the isotopic concentration profile as function of annealing temperature is presented which permits to identify the allowed thermal budget range for the subsequent qubit fabrication.
